Application No.: 10/604,409

Docket NO.:10672-US-PA

Claim Amendment

1. (currently amended) A stack chip package structure, comprising:

a carrier with a carrier surface and a plurality of bonding pads, wherein the bonding pads

are set up on the carrier surface;

a die with an active surface and a back surface, wherein the back surface of the die is in

contact with the carrier surface of the carrier and the active surface of the die has a plurality of

metal pads thereon;

an adhesive layer on the active surface of the die;

a thermal conductive block with a bonding surface for attaching to the active surface of

the die through the adhesive layer, wherein the bonding surface includes a central surface and a

plurality of peripheral surfaces surrounding the central surface, wherein the peripheral surfaces

are further away from the active surface of the die than the central surface relatively, and that the

peripheral surfaces and the central surface are on non-coplanar planes the adhesive layer

between at least one of the peripheral surfaces and the active surface of the die is thicker than the

adhesive layer between the central surface and the active surface;

a plurality of conductive wires electrically connecting each metal pad to a corresponding

bonding pad; and

a molding compound enclosing the die, the thermal conductive block and the conductive

wires.

Application No.: 10/604,409

Docket NO.:10672-US-PA

2. (original) The stack chip package structure of claim 1, wherein the peripheral surfaces

are ladder, sloping or curved surfaces.

3. (currently cancelled)

4. (original) The stack chip package structure of claim 1, wherein the carrier is a substrate

or a lead-frame.

5. (original) The carrier is a lead-frame in claim 4 including:

a die pad for stacking over sequentially a die and a thermal conductive block.; and

a plurality of leads having a bonding pad on one end of the leads for attaching a

conductive wire.

6. (original) The stack chip package structure of claim 1, wherein the thermal conductive

block is a dummy die, a metal block or a graphite block.

7. (currently amended) A stack chip package structure, comprising:

a die with an active surface, wherein the active surface has a plurality of metal pads

thereon;

an adhesive layer on the active surface of the die;

a thermal conductive block with a bonding surface for attaching to the active surface of

the die through the adhesive layer, wherein the bonding surface further includes a central surface

and a plurality of peripheral surfaces surrounding the central surface, and the adhesive layer is

between the central surface and the active surface of the die and is between at least one of the

peripheral surfaces and the active surface of the die, wherein the peripheral surfaces are further

Application No.: 10/604,409 Docket NO.:10672-US-PA

away from the active surface of the die than the central surface relatively, and that the peripheral

surfaces and the central surface are on non-coplanar planes;

a plurality of leads, wherein each end of the lead is connected to a corresponding metal

pad; and

a molding compound for enclosing a portion of the die, the thermal conductive block and

a portion of the leads.

8. (original) The stack chip package structure of claim 7, wherein the peripheral surfaces

are ladder, sloping or curved surfaces.

9. (original) The stack chip package structure of claim 7, wherein the molding compound

exposes the back surface of the die.

10. (currently amended) The stack chip package structure of claim 7, wherein a thickness

of the adhesive layer between the peripheral surface and the active surface is greater than that of

the adhesive layer between the central surface and the active surface.

11. (original) The stack chip package structure of claim 7, wherein the thermal

conductive block is a dummy die, a metal block or a graphite block.

12. (currently amended) A stack chip package structure, comprising:

a die with a first surface;

an adhesive layer on the first surface of the die; and

a stack structure with a bonding surface for attaching to the first surface of the die,

wherein the bonding surface further includes a central surface and a plurality of peripheral

surfaces surrounding the central surface and the adhesive layer is between the central surface and

Application No.: 10/604,409

Docket NO.:10672-US-PA

the first surface of the die and is between at least one of the peripheral surfaces of the stack

structure and the first surface of the die, wherein the peripheral surfaces are further away from

the active surface of the die than the central surface relatively, and that the peripheral surfaces

and the central surface are on non-coplanar planes.

13. (original) The stack chip package structure of claim 12, wherein the peripheral

surfaces are ladder, sloping or curved surfaces.

14. (currently amended) The stack chip package structure of claim 12, wherein a

thickness of the adhesive layer between the peripheral surface and the active surface of the die is

greater than that of the adhesive layer between the central surface and the active surface of the

die.

15. (original) The stack chip package structure of claim 12, wherein the stack structure

includes a dummy die.

16. (original) The stack chip package structure of claim 12, wherein the stack structure

includes a thermal conductive block.

17. (original) The stack chip package structure of claim 12, wherein the stack structure

includes a functional die.

18. (original) The stack chip package structure of claim 12, wherein the first surface of

the die has a plurality of metal pads and the stack chip package structure further includes:

a carrier with a carrier surface and a plurality of bonding pads, wherein the bonding pads

are set up on the carrier surface and a second surface of the die is attached to the carrier surface

of the carrier;

Application No.: 10/604,409

Docket NO.:10672-US-PA

a plurality of conductive wires for connecting each metal pad with a corresponding

bonding pad electrically; and

a molding compound for enclosing the die, the stack structure and the conductive wires.

19. (original) The stack chip package structure of claim 18, wherein the carrier is a

substrate or a lead-frame.